


# ELECTRONICS ENGINEERING

## Microprocessors



Comprehensive Theory  
*with Solved Examples and Practice Questions*






**MADE EASY Publications Pvt. Ltd.**

**Corporate Office:** 44-A/4, Kalu Sarai (Near Hauz Khas Metro Station), New Delhi-110016 | **Ph. :** 9021300500

**Email :** infomep@madeeasy.in | **Web :** www.madeeasypublications.org

## Microprocessors

Copyright © by MADE EASY Publications Pvt. Ltd.  
All rights are reserved. No part of this publication may be reproduced, stored in or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photo-copying, recording or otherwise), without the prior written permission of the above mentioned publisher of this book.



**MADE EASY Publications Pvt. Ltd.** has taken due care in collecting the data and providing the solutions, before publishing this book. In spite of this, if any inaccuracy or printing error occurs then **MADE EASY Publications Pvt. Ltd.** owes no responsibility. We will be grateful if you could point out any such error. Your suggestions will be appreciated.

## EDITIONS

- First Edition: 2015
- Second Edition: 2016
- Third Edition: 2017
- Fourth Edition: 2018
- Fifth Edition: 2019
- Sixth Edition: 2020
- Seventh Edition: 2021
- Eighth Edition: 2022
- Ninth Edition: 2023
- Tenth Edition : 2024**

# CONTENTS

## Microprocessors

### CHAPTER 1

#### Introduction to 8085 and Its Functional Organization..... 1-19

1.1	Introduction .....	1
1.2	History of Microprocessors .....	1
1.3	Computer Language .....	2
1.4	Microprocessor Architecture.....	4
1.5	The 8085 Microprocessor Pins and Signals.....	5
1.6	Internal Architecture of 8085 MPU.....	11
	<i>Objective Brain Teasers</i> .....	17
	<i>Conventional Brain Teasers</i> .....	18

### CHAPTER 2

#### Microprocessor Interfacing ..... 20-30

2.1	Introduction .....	20
2.2	Memory Interfacing.....	20
2.3	I/O Interfacing.....	26
	<i>Objective Brain Teasers</i> .....	28
	<i>Conventional Brain Teasers</i> .....	30

### CHAPTER 3

#### Instruction Sets and Data Formats..... 31-67

3.1	Introduction .....	31
3.2	Timing Diagram .....	31
3.3	Instruction Sets .....	33
3.4	Software Delay .....	62
	<i>Objective Brain Teasers</i> .....	63
	<i>Conventional Brain Teasers</i> .....	66

### CHAPTER 4

#### Peripheral Devices..... 68-74

4.1	Development of Data Transfer Schemes.....	68
4.2	Interfacing Devices .....	70
	<i>Objective Brain Teasers</i> .....	74

### CHAPTER 5

#### Introduction to Microprocessor 8086..... 75-87

5.1	Introduction .....	75
5.2	8086 Pin Diagram and Architecture.....	75
5.3	Internal Architecture of 8086 .....	76
	<i>Objective Brain Teasers</i> .....	86

### CHAPTER 6

#### Microcontrollers and Embedded Systems ..... 88-116

6.1	Introduction .....	88
6.2	Typical Standard Features of Embedded Processors.....	89
6.3	Advance Research Microprocessor (ARM) Architecture.....	90
6.4	Advanced Embedded Systems ATmega Processors ...	91
6.5	Introduction to XMEGA Family.....	92
6.6	Microchip PIC Embedded Processor Family .....	94
6.7	Introduction to Real Time Systems .....	94
6.8	Terminology .....	94
6.9	Scheduler Types .....	95
6.10	Pin Description of the 8051 .....	103
6.11	Programming 8051 Timers.....	104
6.12	Basics of Serial Communication .....	106
6.13	8051 Connection to RS232.....	107
	<i>Objective Brain Teasers</i> .....	115




# Introduction to 8085 and Its Functional Organization

## 1.1 INTRODUCTION

The most important technological invention of modern times is the “microprocessor”. A microprocessor is a multiple purpose programmable clock driven, register based electronic device that reads binary instructions from memory, accepts binary data as input and processing this data according to the instructions written in the memory.

The Figure shows the basic block diagram of a microcomputer which processes binary data and traditionally represented by four blocks i.e. CPU, memory, input device and output device.



*Fig.: Block diagram of microcomputer*

Here, input device is a device that transfers information from outside world to the computer for example: Key board, mouse, webcam, microphone, scanner, electronic white boards, etc. The output device transfers information from computer to the outside world like monitor, printers (all types), speakers, headphones, projector, plotter, Braille embosser, LCD projection panel, computer output microfilm (COM) etc. Memory is an electronic medium that stores binary information.

Central Processing Unit (CPU) is the heart of computer systems. The microprocessors in any microcomputer act as a CPU. The CPU can be made up with ALU + CU + Registers, where ALU is the group of circuits that perform arithmetic and logical operations. Control Unit (CU) is a group of circuits that provide timings and signals to all the operations in the computer and controls the data flow.

## 1.2 HISTORY OF MICROPROCESSORS

A brief review of certain microprocessors were given in the Table. Intel introduced its first 4-bit PMOS microprocessor 4004 in the year 1971. It has 16 pins, 640-bytes of memory addressing capability and 10 address lines. After this enhanced version of 4004, a 4-bit, Intel 4040 was developed. In 1972, Intel introduced its first 8-bit processor Intel 8008, which also uses PMOS technology. The PMOS technology processors were slow and not compatible with TTL logic. These microprocessors could not survive as general purpose microprocessor due

to design limitations. In 1974, Intel introduced its more powerful and faster 8 bit NMOS microprocessor Intel 8080. These processors were faster and compatible with TTL logic. Intel 8085 followed 8080 microprocessor. The main limitations of 8 bit microprocessors tempted the designers to go for more powerful processors in terms of advanced architecture, more processing capability, larger memory addressing capability and more powerful instruction set. The Intel 8086 was the result, launched in 1978. The technology used was HMOS, high speed and high performance MOS technology.



Most of the general purpose microprocessors used in the modern world computers are the family of 8086.

Microprocessor	Word length	Memory capacity
Intel 4004 (PMOS)	4-bit	640 B
Intel 8008	8-bit	16 kB
Intel 8080 (NMOS)	8-bit	64 kB
Intel 8085 (NMOS)	8-bit	64 kB
Intel 8086 (HMOS)	16-bit	1 MB
Intel 8088	8/16-bit	1 MB
Intel 80186	16-bit	1 MB
Intel 80286	16-bit	16 MB real, 4 GB virtual
Intel 80386	32-bit	4 GB real, 4 GB virtual
Intel 80486	32-bit	4 GB real, 64 TB virtual
Pentium-II	64-bit	64 GB real
Z-80	8-bit	64 kB
Z-800	8-bit	500 kB

**Table:** A brief review of various microprocessors

### 1.3 COMPUTER LANGUAGE

- **Scale of integration:**
  - **SSI (Small Scale Integration):** The term refers to the technology used to fabricate discrete logic gates on a chip.
  - **MSI (Medium Scale Integration):** The process of designing few tens of gates on a single chip.
  - **LSI (Large Scale Integration):** The process of designing hundreds of gates on a single chip similarly terms VLSI (very large scale integration), ULSI (ultra large scale integration) are used to indicate the scale of integration.
- **Digital computer:** A programmable machine that processes binary data. It is traditionally represented by five components: CPU, ALU, CU, memory, input and output.
- **Instruction:** a command in binary that is recognized and executed by the computer in order to accomplish a task. Some instructions are designed with one word, and some require multiple words.
- **Mnemonic:** a combination of letters to suggest the operation of an instruction.
- **Program:** a set of instructions written in a specific sequence for the computer to accomplish a given task.
- **Machine Language:** the binary medium of communication with a computer through a designed set of instructions specific to each computer.
- **Assembly Language:** a medium of communication with a computer in which programs are written in mnemonics. An assembly language is specific to a given computer.
- **Low-Level Language:** a medium of communication that is machine-dependent or specific to a given computer. The machine and the assembly languages of a computer are considered low-level languages. Programs written in these languages are not transferrable to different types of machines.
- **High-Level Language:** a medium of communication that is independent of a given computer. Programs are written in English-like words, and they can be executed on a machine using a written translator (a compiler or an interpreter).
- **Compiler:** a program that translates English-like words of a high-level language into the machine language of a computer. A compiler reads a given program, called a source code, in its entirety, and then translates the program into the machine language which is called an object code. (Ex. C, C++)

- **Interpreter:** a program that translates the English-like statements of a high-level language into the machine language of a computer. An interpreter translates one statement at a time from a source code to an object code. (Ex. BASIC)
- **Assembler:** a computer program that translates an assembly language program from mnemonics to the binary machine code of a computer and these machine codes are called object programme .  
**Difference between compiler and interpreter:** Interpreter reads one line at a time, converts it into object code, executes and then reads next line. Whereas compiler reads whole program at a time and convert it into the object code and then execute.
- **Bit:** a binary digit, 0 or 1.
- **Byte:** a group of eight bits.
- **Nibble:** a group of four bits.
- **Word:** a group of byte the computer recognizes and processes at a time.
- **Linker:** in computing a linker or link editor is a computer system program that takes one or more object files (generated by a compiler or an assembler) and combines them into a single executable file, library file or another "object" file.
- **Loader:** in computer systems a loader is the part of an operating system that is responsible for loading programs and libraries. It is one of the essential stages in the process of starting a program as it places programs into memory and prepares them for execution.

**EXAMPLE : 1.1**

Machine instructions are written using which of the following?

- (a) Bits 0 and 1 only
- (b) Digits 0 and 9 only
- (c) Digits 0 and 9 and the capital alphabets A to Z only
- (d) Digits 0 to 9, the capital alphabets A to Z and certain special characters

**Solution : (a)**

Machine instructions are written using bits 0 and 1 only.

**EXAMPLE : 1.2**

Output of the assembler in machine code is referred to as

- (a) Object program
- (b) Source program
- (c) Macroinstruction
- (d) Symbolic addressing

**Solution : (a)**

Output of the assembler in machine code is referred to as object program.

**EXAMPLE : 1.3**

Which one of the following statements is correct?

A micro-controller differs from a microprocessor it has

- (a) Both on-chip memory and on-chip ports
- (b) Only on-chip memory but not on-chip ports
- (c) Only on-chip ports but not on-chip memory
- (d) Neither on-chip memory nor on-chip ports

**Solution : (a)**

A micro-controller differs from a microprocessor in that has both on-chip memory and on-chip ports.

**EXAMPLE : 1.4**

Assertion (A): Many programmers prefer assembly level programming to machine language programming.

Reason (R): It is possible to efficiently utilize the hardware of the computer in machine language programming.

- (a) Both A and R are true and R is the correct explanation of A.
- (b) Both A and R are true but R is not a correct explanation of A.
- (c) A is true but R is false.
- (d) A is false but R is true.

**Solution : (b)**

Many programmers prefer assembly level programming to machine language programming because assembly language is simple and easily understandable. So assertion is true. Also it is possible to efficiently utilize the hardware of the computer in machine language programming because the machine language is directly understood by microprocessor.

## Application of Microprocessors

A few more applications of microprocessors are mentioned below:

- A microprocessor based stepping motor controller used for controlling several stepping motors in a pulsed Laser system. The motors are used to precisely align a set of mirrors used in this system.
- There are several other motor control applications reported in the literature, Lin (1977) describes one approach to motor speed control using an SCR chopper.
- A microprocessor controlled Railways Signalling Inter lock was developed to exhibit the applications of microprocessors in signalling. The system mirrors train positions in different blocks on a section and sends speed codes to each block. The speed codes are displayed and used by train drivers to control the speed.
- A patient surveillance system was designed using distributed processing.
- Microprocessors have been used in a variety of automation applications. Control of tester for surveillance checking the electronic functioning capability of a target detecting device (Frantz, 1977) is one of these. A microprocessor based blood gas analyzer has been developed by Margalith et al. (1977).

## 1.4 MICROPROCESSOR ARCHITECTURE

The process of data manipulation and communication is determined by the logic design of microprocessor, called the "Architecture". There are two types of architecture depending upon storage of program and data in memory:

- Von Neumann architecture of computers
- Harvard architecture of computers

### Von Neumann Architecture

The idea of basic organization of a digital computer containing a CPU, a main memory, input and output device and secondary storage devices was given by John von Neumann in 1945. He introduced the "stored – program concept"-where the programs and data are stored in the same high speed memory unit.

**Examples:** Intel 8085 and Intel 8086

## Harvard Architecture

The enhanced version of Von Neumann architecture is the Harvard architecture. It contains separate instruction memory and data memory. The instruction memory and data memory in Harvard architecture have separate data path, that eliminated the speed limitation of single bus architecture in a Von Neumann processor.

**Examples:** TMS 32010, Intel 8051, Intel's Pentium. etc.

## System Bus

A bus is a group of wires/lines used to transfer data (bits) between components inside a computer or between computers. In most simple form, they are communication path used to carry the signals between microprocessor and peripherals.

The system bus of a microprocessor is of three types:

### 1. Address Bus

- It is a group of lines that are used to send a memory address or a device address from the Microprocessor Unit (MPU) to the memory or the peripheral.
- The address bus is always uni-directional i.e. address always goes out of the microprocessor.
- If the number of address lines is 'n' for a MPU then its addressing capacity is  $2^n$ .

### 2. Data Bus

- It is group of lines used to transfer data between the microprocessor and peripherals and/or memory.
- Data bus is always bi-directional.

### 3. Control Bus

- Control bus provides signals to control the flow of data.



The internal architecture of the microprocessor unit depends on the data bus width, which is equal to the bit-capacity of the microprocessor.

## 1.5 THE 8085 MICROPROCESSOR PINS AND SIGNALS

The 8085A (8085) is an 8-bit microprocessor. The device has 40 pins, requires a +5 V single power supply, and can operate with a 3 MHz single-phase clock frequency. The 8085 is an advance version of 8080A. Its instruction set is compatible with that of the 8080A, it means that 8085A instruction set includes all the instruction of 8080A with some additional instructions.

### Key Points of Microprocessors 8085

- It is manufactured using NMOS technology.
- It is upward compatible with 8080A.
- It is a 40 pin DIP (Dual in line Package) chip.
- It is a 8-bit processor.
- It has total 16 address lines with addressing capacity of 64 kB.
- It has 8 data bus lines which is the bit capacity of the microprocessor.
- Internal architecture of the 8085 depends on the bit capacity.
- Serial data transfer facility is provided by 8085 MPU.
- Low order address bus ( $AD_0 - AD_7$ ) is multiplexed with data bus.
- High order address bus is not multiplexed with any other lines.



- Advantage of multiplexing lower order address with data lines is that the number of pins are reduced.
- To de-multiplex address from data ALE (Address Latch Enable) signal is used.  
ALE = 1, Address transfer to bus.  
ALE = 0, Data transfer to bus.
- Disadvantage of multiplexing is that speed will be reduced.
- It has on chip clock generation facility.
- It requires +5 V power supply for its operation.
- Only one ground pin is present.
- There are five hardware interrupts available for 8085.
- The crystal frequency of processor is 6 MHz and the clock frequency is 3.07 MHz (~3 MHz), which is approximately half the crystal frequency.
- The word length or bit capacity is 8.
- 8085 has 74 basic instructions with 246 opcodes.

Figure (a) and (b) shows the 8085 pinout and simplified pinout of 8085 respectively.




Fig.: 8085 Pinout

## Signals of 8085 Microprocessors

According to the above figure all the signals can be classified into six groups:

1. Address Bus signals
2. Data Bus signals
3. Control and Status signals
4. Power supply and frequency signals
5. Serial I/O ports
6. Externally initiated signals

**Address Bus/Data Bus Signals**

**Address Bus Signals:**

- Control pins: Pin 21 to 28.
- It is 16 bits in length.
- It is unidirectional bus.
- It is divided into two parts namely,  
Lower order address bus ( $AD_0 - AD_7$ ) → also called “Line number”.  
Higher order address bus ( $A_8 - A_{15}$ ) → also called “Page Number”.

**Multiplexed Address/Data Bus Signals:**

- Control pins: Pin 12 to 19.
- Its length is in 8-bit.
- It is a bidirectional bus.
- It is multiplexed with lower order address bus with lines ( $AD_0 - AD_7$ ).
- To reducing the number of pins in microprocessor, databus is “Time Division Multiplexed” with address bus.

**Control and Status Signals**

Microprocessor 8085 has two control signals  $\overline{RD}$  and  $\overline{WR}$ , three status signals  $IO/\overline{M}$ ,  $S_1$  and  $S_0$  and one special purpose signal ALE.

- Control pins: pin31 and pin32
- Control signals:  $\overline{WR}$  and  $\overline{RD}$
- Status pins: pin34, pin33 and pin29
- Status signals:  $IO/\overline{M}$ ,  $S_1$  and  $S_0$

**$\overline{RD}$  (Read):** It is an active low signal. When the signal is low on this pin, the microprocessor performs memory reading or I/O reading operation.

**$\overline{WR}$  (Write):** It is an active low signal. When the signal is low on this pin, the microprocessor performs memory writing or I/O writing operation.

**$IO/\overline{M}$ :**

- This is the status signal used to differentiate between I/O and memory operations.
- When it is **HIGH** → an I/O operation performed.
- When it is **LOW** → a memory operation performed.

$IO/\overline{M}$	$\overline{RD}$	$\overline{WR}$	Description
0	0	1	Memory Read ( $\overline{MEMR}$ )
0	1	0	Memory Write ( $\overline{MEMW}$ )
1	0	1	IO Read ( $\overline{IOR}$ )
1	1	0	IO Write ( $\overline{IOW}$ )

*Table: Memory or IO operations based on Control Signals*

**$S_1$  and  $S_0$ :** These two status signals, similar to  $IO/\overline{M}$ , which can identify various operations based on the combinations of  $S_1$  and  $S_0$ .

**EXAMPLE : 1.16**

Which of these is software interrupt?

- (a) RST 4.5      (b) RST 5      (c) RST 5.5      (d) RST 6.5

**Solution: (b)**

Except RST 5 all other options are the example of hardware interrupts.



Trick for finding vectors address:

Firstly we get  $(n \times 8)$ , where  $n = 0, 1, 2, \dots, 7$ . Then after convert it in hexadecimal.e.g.: RST 2,  $n = 2 \therefore n \times 8 = 16 \xrightarrow{\text{Hexa}} (0010)_H$ **EXAMPLE : 1.17**

What is the vectored address of interrupt RST5?

- (a) 0040 H      (b) 0028 H      (c) 0005 H      (d) 0008 H

**Solution: (b)**Vectored address for RST  $n = n \times 8$ 

Here,

$$n = 5$$

$$5 \times 8 = (40)_{10} = (28)_{16} \Rightarrow 0028 H$$

**SUMMARY**

- The 8085 microprocessor ( $\mu P$ ) is an improved version of 8080 A.
- 8085  $\mu P$  has 74 instruction sets.
- The programming of 8085  $\mu P$  is done in Assembly language.
- There are 27 pins ( $16 + 1 + 1 + 9$ ) for output in a 8085  $\mu P$ .
- There are 21 pins for input in a 8085  $\mu P$ .
- In 8085  $\mu P$ , memory it contains  $2^{16}$  address line or 64 K or 65536 memory locations and each location can stores 8 bit. So, we can say the memory capacity of 8085  $\mu P$  equals to  $64 k \times 8 \text{ bit} \approx 64 k \text{ bytes}$ .
- A "TRISTATE DEVICE" has 3 states, two logic states (1 or 0) and one high impedance state.  
When device is disabled, it remains in high impedance state and doesn't draw any current from the system.
- To interconnect peripherals with the microprocessor, additional logic circuitry (Buffers, Decoders, Encoders and Latches) are needed.
- Performance of "Cache Memory" are measured in "Hit ratio".
- An I/O processor controls the flow of information between main memory and I/O devices.
- "Cache Memory" is a small high-speed memory placed between the CPU and the main memory (RAM).
- When a CPU is interrupted, it acknowledges interrupt and branches to a subroutine.
- The reference bit is used for the purpose of implementing NRU (Not recently used) algorithm.
- The larger the RAM of a computer, the faster is its speed, since it eliminates frequent disk I/Os.
- An "Assembler" is used for translation of a program from assembly language to Machine language.



**OBJECTIVE  
BRAIN TEASERS**

- Q.1** In 8085 microprocessor unit scratch pad memory comprises of  
(a) B, C, D, E, H and L Registers  
(b) W, Z, B, C, D, E, H and L Registers  
(c) W, Z, B, C, D and E Registers  
(d) W, Z, B, C, D, E, H, L and status Registers
- Q.2** An interrupt in which the external device supplies its address as well as the interrupt request is known as  
(a) vectored interrupt  
(b) maskable interrupt  
(c) polled interrupt  
(d) non-maskable interrupt
- Q.3 Assertion (A):** The data bus and address bus of 8085 microprocessor are multiplexed.  
**Reason (R):** Multiplexing reduces number of pins.  
(a) Both A and R are correct and R is correct explanation of A.  
(b) Both A and R are correct but R is not correct explanation of A.  
(c) Only A is correct.  
(d) Only R is correct.
- Q.4. P :** Program counter is the register which stores the address of the next instruction to be executed.  
**Q :** Stack pointer stores the address of the top of the stack.  
Out of these two statements, which statement/s is/are true?  
(a) Only P (b) Only Q  
(c) Both P and Q (d) None of them
- Q.5** How many instructions does microprocessor 8085 has?  
(a) 255 (b) 256  
(c) 246 (d) 250
- Q.6** How many nibbles are there in 1 kbyte data?  
(a) 500 (b) 1024  
(c) 2048 (d) none of these
- Q.7** Match List-I (Interrupt) with List-II (Property):
- |               |                    |
|---------------|--------------------|
| <b>List-I</b> | <b>List-II</b>     |
| P. RST 7.5    | 1. Non-maskable    |
| Q. RST 6.5    | 2. Edge sensitive  |
| R. INTR       | 3. Level sensitive |
| S. TRAP       | 4. Non-vectored    |
- Codes:**
- |     |          |          |          |          |
|-----|----------|----------|----------|----------|
|     | <b>P</b> | <b>Q</b> | <b>R</b> | <b>S</b> |
| (a) | 1        | 3        | 4        | 2        |
| (b) | 2        | 4        | 3        | 1        |
| (c) | 1        | 4        | 3        | 2        |
| (d) | 2        | 3        | 4        | 1        |
- Q.8** For fetch machine cycle the status signal  $S_1$  and  $S_0$  are respectively  
(a) 0 and 0 (b) 0 and 1  
(c) 1 and 0 (d) 1 and 1
- Q.9** In INTEL 8085, while executing a program non maskable interrupt occurs. The data present on data line is  
(a) 00 H (b) 24 H  
(c) 36 H (d) can't be predicted
- Q.10** Consider the table given below.
- | $IO/\bar{M}$ | $S_1$ | $S_0$ | Machine cycle |
|--------------|-------|-------|---------------|
| 0            | 1     | 1     | X             |
| 1            | 0     | 1     | Y             |
| 1            | 1     | 1     | Z             |
- Here  $S_0, S_1$  are status signals.  
X, Y, Z are respectively.  
(a) Interrupt acknowledgment, I/O read, opcode fetch.  
(b) Interrupt acknowledgment, I/O write, opcode fetch.  
(c) Opcode fetch, I/O read, Interrupt acknowledgment.  
(d) Opcode fetch, I/O write, Interrupt acknowledgment.

**ANSWERS KEY**

- 1. (a) 2. (c) 3. (a) 4. (c) 5. (c)**  
**6. (c) 7. (d) 8. (d) 9. (b) 10. (d)**

## HINTS &amp; EXPLANATIONS

1. (a)

W and Z register are temporary register and does not belong to scratch pad registers.

6. (c)

No. of bits in a nibble = 4 bits  
 Total no. of bits in 1 kB data is  
 $= 1 \times 2^{10} \times 8 \text{ bits}$   
 $= 2^{13} \text{ bits}$   
 $\therefore \text{No. of nibbles} = \frac{2^{13}}{4} = 2^{11} = 2048$

7. (d)

INTR is a non vectored interrupt.  
 TRAP is a Non-Maskable interrupt.  
 RST 7.5 is Edge sensitive interrupt.

8. (d)

$S_1$	$S_0$	Operation
0	0	Halt
0	1	Write operation
1	0	Read operation
1	1	Opcode fetch

9. (b)

TRAP is a non-maskable interrupt in 8085  $\mu\text{P}$ .  
 TRAP [RST 4.5]

$$\text{Vectored Address} = 4.5 \times 8 = (36.0)_{10}$$

$$= (36)_{10} = (24)_{16} = 24 \text{ H}$$

10. (d)

$I/O/\bar{M}$	$S_1$	$S_0$	Machine Cycle
0	1	1	Opcode fetch
0	1	0	Memory read
0	0	1	Memory write
1	1	0	I/O read
1	0	1	I/O Write
1	1	1	Interrupt acknowledge
X	0	0	Halt

$\therefore$  X  $\rightarrow$  Opcode fetch  
 Y  $\rightarrow$  IO write  
 Z  $\rightarrow$  Interrupt acknowledgement



## CONVENTIONAL BRAIN TEASERS

Q.1 The number of flip-flops in a flag register of INTEL 8085 are \_\_\_\_\_.

1. (Sol.)

Number of flip-flops in flag register of INTEL 8085 are 5 to 8.

$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
S	Z	X	AC	X	P	X	CY

Flag Register

Best possible answer is 5.

Flag register is an 8 bit register having five 1-bit flip-flops, which holds either 0 or 1 depending upon the result stored in the accumulator.